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ABSTRACT
An experimental study has been made of aluminum-silicon contacts
with very thin interfacial oxide layers (15 - 100 AO ) and various surface
impurity concentrations (10 16
 1020
 atoms/cm3
 ) for both n and p-type
silicon. To determine the surface impurity concentrations on
p + _p and n + -n structures, a modified C-V technique is utilized. Effects
of interfacial oxide layers and surface impurity concentrations on
current-voltage characteristics are discussed based on the energy band
diagrams from the conductance-voltage plots. The interfacial oxide
and aluminum layer causes image contrasts on X-ray topographs.
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CHAPTER I
INTRODUCTION
It has long been known that when a metal is placed in contact
with a semiconductor, a rectifying contact often results. The first
rectifying metal-semiconductor point contact 'was discovered by Braun (1)
in 1874. 'Braun properly identified the origin of the rectification as
the interface itself. In the 1930's, Schottky (2) developed the first
acceptable theory of rectification for metal-semiconductor contacts.
Schottky suggested that the,potential barrier could arise from stable
space charges in the semiconductor and the barrier height is simply
the difference between the metal work function and the electron affinity
of the semiconductor and is independent of the semiconductor doping.
However, in 1947 Bardeen (3) proposed an extension of the theory la
take surface states into account, Bardeen showed that if the density
of localized surface states having energies distributed in the semi-
conductor energy gap is sufficiently high, a double layer at the free
surface of a semiconductor is formed from a het charge of electrons in
the surface states. Further, a space charge of opposite sign along
with this double layer tends to make the work function independent of
the Fermi level in the interior (which in turn depends on the impurity
content). The difference in work function between a metal and a semi-
conductor is compensated by surface state charges, rather than by space
charges. Thus, the rectification characteristics of' the metal-semi-
conductor contacts are practically independent of the metal. Surface
The citations on the following pages follow the style of the
Journal of Electrochemical Society.
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sta"es can occur either from the termination of the periodic structure:
of the semiconductor crystal at the surface or from the presence of
absorbed foreign atoms on the surface. Mead (4) has reviewed an
extensive series o data and concluded that semiconductors can be
grouped into two broad classes: (a) On the covalent semiconductors,
such as Si, Ge, and GaAs, the barrier energies do not depend very
strongly upon which metal is placed on the semiconductor surface, and
are thus largely a property of the semiconductor itself. The barrier
energies would be about two-thirds of the band gap. (b) By contrast,
on the more ionic semiconductors such as Cds, ZnS, and ZnO barrier
energies are a function of both the work function of the metal and of
the semiconductor.
Schottky diodes have been studied more extensively for their
scientific interest since the demand for higher frequency devices and
higher speed switching devices has increased. On the other hand, de-
spite the great importance of ohmic contacts to the semiconductor
industry, relatively few studies have been published on ohmic contacts.
One good review (5) was carefully organized. A number of inherent
difficulties associated with ohmic contract studies are: (a) Little is
known about the work functions of thin metal films. The work function
depends on the condition of the metal surface which is often very
difficult to define. (b) The presence of a native Si0 2 skin, or con-
tamination on the silicon contact surface, further complicates the.
situation. (c) Relatively little is known about the effect of surface
states. "Ohmic" contacts between a metal and a semiconductor are de-
fined as those which exhibit linear current-voltage characteristics.
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However, if the contact can supply the required current density with
` a voltage drop that is sufficiently small compared with the drop
across the active region of the device, the current-voltage behavior
of the contact may not be strictly linear (7).	 This rectification
barrier between the	 and the semicondtctor.is a result of an energy 	 metal
—
In order to form ohmic contacts, two general approaches (8) can be
applied: (a) choose a metal which makes a low Schottky barrier with
the semiconductor, or (6) highly dope the semiconductor near the con-
tact so that the barrier will be thin enough to be easily penetrated
4
by tunneling.	 General techniques of providing a highly doped surface-
layer are alloy regrowth, in-diffusion of a dopant contained in the
contact material, epitaxial regrowth, shallow diffusion and ion-
e
implantation,
It is a common practice in the industry to use a short dip in an s
oxide etchant just prior to aluminum evaporation in order to remove any
native oxide.	 The existance of an intervening oxide layer is one of the
major causes of poor ohmic contacts.	 Nevertheless, the oxide layer
must play an essential part in any theory of metal-semicond.ucto:r con-
tacts.	 For instance, the ageing of current-voltage characteristics of
Al-Si contacts has been reported by Northrop (9). 	 Turner (10) has
obtained the experimental result that chemically prepared surfaces
'
give lower barrier heights than cleaved surfaces. 	 The barrier height
r
dowering is due to the image force which is attributed to the presence
of a thin oxide layer between the metal and the semiconductor (11).
A theoretical and experimental study has been made of silicon Schottky
diodes in which the metal and semiconductor are separated by a thin
interfacial film.	 It is possible, over'a range of bias voltages, to
r
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increase the reverse current in tunnel MOS diodes by increasing the
thickness of the interfacial oxide layer (12,13).
	 Ohmic contacts of
aluminum to both n and p-type silicon are tunneling dominated (14).
Quantum mechanical tunneling is t`he dominant mechanism for current
flow in metal-insulator-semiconductor structures with insulating layers
of about 10A to 100A(15). 	 Tunneling into states at the insulator-
r
y
semiconductor interface was considered by Gray (16), Waxman et al.
(17) as well as Dahlke and Sze (18). 	 The latter found experimentally,
and explained qualitatively, a marked dependence of the d.c. tunneling
current on the interface state density. 	 These interface states could
be expected to act either as available energy states in the otherwise
forbidden energy gap or as recombination centers for the electrons
tunneling from the metal. 	 A surface state distribution in thin-oxide
MOS structures has been studied by Hunter et al. (19) and Kar (20,21).
They have observed a strong influence of metal diffusion through the
oxide on interface-state formation. 	 For thick thermally grown silicon
dioxide (^,100OA
o
), a space-charge - limited flow (22) as well as
Fowler-Nordheim emission (23) were found to be the current conduction
mechanisms.
7
It is well known that the presence of any interfacial oxide layer
causes poor ohmic contacts. 	 However, a useful application of one of
the effects of interfacial oxides was recently"reported (24). 	 Silicon-
Schottky-barrier solar cells having a carefully grown oxide layer in-
r,
creased the open-circuit voltage.
	
Also, the minority-carrier injection b
efficiency of silicon-Schottky diodes were increased by a similar
thin-oxide film (25, 26).
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with the oxide thickness and the surface impurity concentration as
parameters. This aspect of the study has received comparatively little
attention in the published literature. X-ray topography is also used
to study the oxide and aluminum thickness effects on the crystal
lattice.
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CHAPTER II
THEORY OF TUNNELING THROUGH AN INSULATING FILM
Electrical conduction in 'thin insulating films has been the
subject of numerous experimental investigations. A good review of the
electrical conduction mechanisms has been reported by Lamb (27) and he
suggested five possible separate conduction mechanisms through thin
insulating films. These five possibilities are i) ionic conduction,
ii) space-charge-limited flow, iii) tunneling, iv) Schottky emission
and v) impurity conduction. However, the dominant current flow mechanism
a
in a. metal-insulator-semiconductor structure with insulating layers of
about 10A to 100A is tunneling (15). A review of the derivation of the
conduction current with an interfacial layer by Card (12) follows.
Using the result of Harrison (28), the expression for a one-
dimensional tunneling current is:
Jx = h	 I Msml 2 P s Pm (fs fm)dEx
	(2^1)
k 
	
o
where Msm is the matrix element for the transition from the semicon-
ductor to the metal, Ps and Pm are the density of states at the semi-
conductor and metal respectively, f  and f m
 are the Fermi fwlctions
and k  is the crystal momentum component transvzrse to the barrior.
Gray (16) converted the sum over k  to an integral:
m
- ► 
1 2	 dk dk .__ r 2 n	 ktdkt	 2^ 2	 dEt (2.2]t
	
(2 7r)
	 h
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where Et = ( 2m  ) and m  is the cyclotron effective mass for a, mag-
t
netic field in the X direction. Applying the transformation Eq. [2.2)
to Eq. (2.1) the one-dimensional tunneling current bocomes:
	
2m q	 Emax
Jx.= 3
	
I Msm 12 PsPm(fs-fm)dEtdEx	 (2-3)
fo Cof
Assuming that tunneling through the Schottky barrier is negligible and
the current is for a forward bias, the lower limit on these integrals
can be chosen as the semiconductor conduction band at the surface.
Using the WKB (Wentzel-Kramers-Brillouin) approximation for the trans-
mission coefficient, the matrix element is expressed as:
M	 =( -h2 )2 (kx) s
 (kx) m 	 exp 
1 -2(fX
Xm k dx)	 (2.4)
sml	 2m	
L	
L	 f x
s	 m
s
where Xs
 and X  are the classical tunneling points. The one-dimensional-
density of states factor is given by,
Pi 
=	 mL1	 (2.5)
zr-h2(kx)i
where k  is the component of the momentum in the x direction, Li
 is the
length of either the semiconductor or the metal. Substituting Eq. (2.51
into Eq. [2.4] yeilds,
.	 -	
X
m
Msm1 2
	
PsPm
	
1
(21r)
2 	 exp (-2	 I kx ` dx)	 [2. 61
Xs
A rectangular barrier of height W is assumed independent of x.
W-EX- ^(ev), the distance from the conduction band edge of the semi-
conductor to that of the insulator in Fig. 2.1.
Sw
a	 +
J
l
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k. '= j 2m  (W - Ex)	 ( 2.71
The film thickness is defined as: S(A) = xm X s , thus
	
1	 1_
IMsm^ 2
= 
1	 1 2 exp - h
	
(2m ^) 2 S 1
	
psPm	 (2n)	 t
'	 1	 1
PsPm (2>r) 2	
exp (- 1.01' 2 S )	 (2.8)
For forward bias, fm= 0 and from the Boltzman's approximation for
non-degenerate materials,
	
f s — exp - Ex Et - E fs
	
(2.9)
where Efs is the energy :-)f the semiconductor at the Fermi level, k is
a Boltzman's constant and T is the absolute temperature; Eq. [2.3)
becomes:
M tq	
a)	
1	 E + Et - Efs
ix	 3	 exp (- 
26 ) exp (-
	 k.T	 ) dExdEt
q	 i CD 00
_ 
4^n1	
exp (-'^2S) exp ^k'.^s^	 xp (- kx ) exT p (- Et ) dE x dE t3	 f	 Th	 o 0
nmtq (kT)2 exp ( Efs) exp (- ^^S)
	
[ 2.10
P	 kT
Also:
	
Efs	 -q ( VA + O n)	 ( 2.11)
Eq.[2.10)becomes:
J = 
4 
h3
^mtq 
(kT) 2
 exp (- }^	
^
2 6) exp - kfiq ( VD + fi n)	 (2.12)x
i
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Fig.2.I Energy band diagram of metal-insulator-
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The change in surface potential may be related to the applied voltage F
by:
n = - 6^	 2.13)
D
whereuVD is the change in surface potential as a result of the applied
^- bias V.
Thus
VD = VDO + AVD '= VDO - n	 [2.14)
where VD
 is the surface potential and VDO is the zero-bias value of the
ti
surface potential.
VDO + -^n = VBO	[2.15)
where VBO is the Schottky barrier height and On is the Fermi potential
relative to the conduction band edge in the bulk in Fig. 2.1, so
Eq. ( 2.12) becomes: 1
2
Jx = AT	 ex-p (- ^' Z S) exp (- q-^rls^) exp	 )	 ( 2.16)nkT t
k.2(mtq)where A	 .
h3
The assumptions of Eq. [ 2.16) are :
(i)	 The equation holds only for forward bias V>3kT since the reverse
current contribution is neglected.
(ii) The transmission coefficient of the film is constant over the
range of bias.
(iii) The current is dominated by the majority carriers.
(iv) Effects of image-force lowering of the semiconductor barrier are
ignored.
(v) The tunneling through the semiconductor depletion region is ignored.
3
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CHAPTER III
EXPERIMENTAL PROCEDURE
This experiment has two major variable parameters which are the
surface impurity concentration, both phosphorous and boron, and the
thickness of the interfacial oxide layer. The n + - n and p+- p
structures were chosen to make the process simple.
Primary Experiment
Interfacial Oxide Layer
Silicon has a strong affinity for oxygen and Raider (29) reported
that the equilibrium oxide thickness in air at room temperature is less-
than 141. To vary the thickness of the oxide layer a thermal oxidation
is required and a 900°C - dry oxygen oxidation was chosen. N-type
silicon wafers with <111> orientation, 1.5 in. dia., 10 mils thick
and 29 --cm  resistivity were used. After initial cleaning they were
exposed to a temperature of 900 0C under a dry oxygen flow-rate of
2.4 l/min.. To obtain different oxide thicknesses the wafers were
oxidized for varying time periods. In order to accurately determine the
thickness of the oxide for each wafer, an optical method was used. The
oxides were partially etched using a photolithographic technique.
Aluminum was evaporated on the wafers, making the silicon surfaces
highly reflective, and a Varian 	 Scope Interferometer was used. The
microscopic view through the interferometer, simulated in Fig. 3.1,
shows the width between two fringe lines and is equal to one half of
the sodium wavelength (2946X). The oxide thickness was determined as
the geometric ratio comparing the width of the two fringe lines, L, to
the step width, x, such that:
f
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thickness of oxide = 2946x L (A
0 ). The relationship between the grown
oxide thickness and the required oxidation times are shown in Fig. 3.2
and Fig. 3-3-
Surface Impurity Concentration
C-V Technique. Common techniques which employ Irvin (30) curves,
know*i.ng the surface sheet resistance and the junction depth, cannot be
used to determine the surface impurity concentration-because of -the
n+-n and p+-p structures. Zaininger (31) has utilized the C-V technique
to determine the impurity concentration. For this study his minimum
MOS capacitance method was modified as described below.
The maximum depletion layer depth is given by:
t
i
^d _ 1 92
.Ns (1.11 - 2A) z	 [3.1]
T
r
where
Es dielectric constant of silicon
0 = energy difference between the Fermi level and the valence
(or conduction band)
N = impurity concentration in the silicon
q magnitude of an electron charge
From Eq. [ 3.1] N can be expressed by:
N =
	
2Es (1.)11 2- 20)	 [3.2'
d
The minimum space-charge capacitance per unit area is given by:
Csd (min) _ -	 [3.3]
[3.4]
r10	 20	 30	 40	 50	 60	 10	 80
o 0	 TIME (min)
o
Fig. 3.2 Growth of oxide film (— 400X) on silicon.
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The t6tal MOS capacitance is a series combination of the oxide
capacitance and the space-charge capacitance of the silicon which is
shown in Fig. 3.4. The total capacitance therefore is;
1 __ 1	 + 1
C	 Cox
	
Csc
C	
CoxOsc
°	 (3.5)C oX + Csc
where
Cox = capacitance of the oxide
C sc = capacitance of space-charge in the silicon
C = total MOS capacitance
At the accumulation region
C Cox
at the depletion region C sc (min) <-"- Cox
thus
C(min) w Csc(min)
The capacitance of the space-charge in silicon is given by;
ox
C sc ° C ox 
_ 1
C
	
C sc (min) CoxCox	 (3.6)
- 1
Cmin
where	 3
C sc(min) = minimum capacitance of the space-charge in the
silicon
Cmin	 minimum total MOS capacitance
Substituting Eq. ( 3.6) into Eq. [3,4), one obtains
N a 2(l.11-2A	 Cox	
2
	 (3-7)
	
q ^j	 C ox
	 1in
t
1I
Id
F
A,.
1
T
V R)
Fig. 3.4 MOS capacitance structure.
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ox
Crain can be obtained from the C-V curves in Fig. 3.5. To understand
how this technique is applied, consider a uniformly doped silicon wafer
whose impurity concentration (No) can be measured by the four point
probe and whose C-V curve can be plotted. Now consider another silicon
wafer whose impurity concentration (Nx) is unknown and must be deter-
mined. Plot another C-V curve for the second wafer and compare it
with the first C-V curve. The unknown impurity concentration Nx can
be obtained in the following manner:
Using Eq. (3.7)
No = 2(1.11 - 2Q	 Cox	 2	 r3 ' 8)q s l 
ox - 1
C 
min
_ 2(1.11 - 2^P )	 Cox
	 2
Nx	 qes	 Cox, -	 [3.91
1
	
C	 ,
min
where
No = known impurity concentration
Nx = unknown impurity concentration
A' ► Cox', Cmin = A , Cox Cmin respectively
for Nx
Providing that the thickness of the oxide for both wafers is equal
N
(Cox = C ox ), NX is given by:
o	 Cox 2
N
x 
_ 1.11 2 A	 Cmin - 1
1.11	 2.D	
ox' - 1 2	
3.10
C miri	 )
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ox	 andC	 Cox	 can be measured from -the C-V curves but
min	 min
a
1.11 - 
2
2 4
will vary slightly depending upon the impurity concentration.
1.11 - 2A	 also can be expressgd as:
1.11 - 2A = E 	 - 2 (EC - E f)
=2 (Ef - ED ( 3 .11)	 r
where
E 	 = energy gap in the silicon (l.11ev)
E£ = energy at the Fermi level -
Ei = energy at the intrinsic Fermi level
EC = energy at the conduction band edge
Eq. ( 3.10)
	
becomes:
C
ox
2
(Ef -Ei )_
	 Crain - 1Nx = N o (3.12)
E f - Ei	 Cox IoxI	 1^— e - 3
ma n
where
Ef^ - unknown energy at the Fermi level
Ef	 - Ei 1letEf
	
_ Ei	 = C ^
At 300°K, if 1016 atoms/cm3 for No is chosen, IX will vary from 1.0 to
1.68 for values of N o in the range of 1016, 1020 atoms/cm3 . Assuming
a
Q( c--1.0 0 Nx is given by:	 C
ox	 2
16 Crain	 1	 (3.13
Nx = 10 Cox _ 1
Amin
A
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Apparatus.. Z aininger has designed an automatic display (32)
which gives rapid measurement of capacitance-versus-bias characteristics
of metal-insulator-semiconductor structures at 1MH Z over a wide range
of biases and sweep speeds. A schematic of the basic measuring circuit
is shown in Fig. 3.6. If a constant a.c % voltage is applied across
the-MOS (Cx) diode, then the current is essentially determined by the
reactance of the diode. The voltage across the resistor Rm (which must
be small with respect to the diode reactance) can be used as a measure
of the capacitance, In particular, if the conditions
Rm
 << w C <<RbK
,and
Cb >>Cx
are satisfied, the magnitude of the a.o. voltage appearing across R m is
IVm1	 IVI wRmG'x
Here, Cx is the equivalent parallel capacitance of the MOS diode, Cb
is a blocking capacitor, and w is the frequency of operation. 	 IVI it;
the magnitude of the a.c. signal from the oscillator which is adjusted,
to be constant.	 JVM J is proportional to Cx, Detailed circuit
diagrams of the automatic display are shown in Fig. 3.7. Also the
entire schematic of the measuring apparatus which was used in this
experiment is shown in Fig. 3.8.
Measurement. in order to obtain the relationship between the
surface impurity concentration and the drive-in time, the drive-in
tames were varied after a phosphorous or boron deposition. The
silicon wafers used had /111 orientation, 1.5 in, diameter, 10 mils
i
thick and 1— 2 0-cm resistivity. Prior to diffusion the wafers were
X
iCx = SAMPLE
C b = 0.01µF
R I = 50 R
R'=10v^C x
	 b U
o 0 	a
OSCILLATOR
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1 FAHZ	 RI	
V	
BIAS
	
Rm	 Ym	 AMPLIFIER
t	 ZERO 
CAPACITANCE
ADJUST-,DETECTOR
Fig . 3.6 Simplified schematic of C-V measuring
apparatus.
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Fi,. 3.7 Detailed schematic of C-V measuring apparatus.
(a Measuring circuit with bias supply and first two
stages of amplification. (b) Last stage of amplification,
detection, and zero-capacitance adjust circuit. (Ref-32)
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chemically cleaned by standard techniques. Liquid deposition sources,
BBr3 andPOC13 , were used at 900°C for p and n-type wafers, respectively.
The n-type deposition times were 70 sec. and 90 sec. and the p-types
were 90 sec. and 28 min.. To provide the different surface impurity
concentration the drive-in times were varied between 5 min. and 120 min.
at 1100°C for each deposition time used. The oxides were grown-at
1100 0C using a dry 02 flow and the oxidation time, 60 sec., was chosen
to provide the maximum deflection in the C-V curves. The oxide thick-
ness was about 1401. After oxidation the wafers were placed in a
vacuum (5x10 6 torr.). Following the aluminum evaporation the C-V
curves were plotted for each silicon wafer. The drive-in time is
shown in Fig. 3.9 and Fig- 3.10-
Sa!;.ple Preparation and Measurement
After: chemically cleaning, an oxide was grown on the n-type silicon
wafers which were 1.5 in. in diameter, <111^ orientation and 12 mils
thick. Following the oxidation the backside oxide was removed with a
10% HF solution. Phosphorus was diffused into the silicon wafers to
provide a highly doped surface on the backside. Next, the oxide on the
frontside was removed and another phosphorus diffusion was performed to
provide various frontside surface impurity concentrations (10 20 , 1019,
1018 , and 10^7 atoms/cm3 ) according to Fig- 3.9 and FJ.g. 3.10 which were
previously obtained. To vary the interfacial oxide layers' thickness
bettreen 159 and 100A, the oxides were grown at 900"C in a dry oxygen flow.
Fig- 3.3 was used for each wafer to determine the oxide thickness. Fol-
].owing_ oxidation 24 mils diameter aluminum dots were evaporated-in a
medium vacuum (5xlo 6 tore.) on the frontside of the silicon wafers.
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Another aluminum evaporation was performed on the backside of the sili-
con wafers to,make good contacts. Furthermore, to make contacts ohmic
the silicon wafers were annealed for 15 min. at 490°C in a nitrogen
ambient. Similar processes wefe performed to provide specific surface
impurity coricentrations and the interfacial oxic.e layers' thickness for
p-type silicon wafers. The schematic of Al-Si0 2-Si sample structure
is shown in Fig. 3.11.
The current through each sample and the voltage across it is
measured using the simple circuit shown in Fig. 3.12.
X-ray Topography
The samples were prepared by growing an oxide on the n and p-type
silicon wafers with <111> and <100> orientation. 	 These four silicon
wafers having a 2 in.diameter, 18-mils thick and 10 15 atoms/cm3
impurity concentration were used. 	 The thickness of the oxides was
O
100A, which was obtained using Fig. 3.3 and one half of the silicon
wafers on the left hand side were etched to a thickness of the native
oxide.	 Following the oxide etch 24 mils diameter aluminum dots 0-3m
thick were evaporated in a medium vaccum (5 x 10 6 torn.). 	 The aluminum
dots on the bottom half of the silicon wafers were etched to 0.15P
thick.	 Consequently, each wafer was divided into four regions having
different aluminum and oxide thickness combinations.	 A schematic of
the sample is shown in Fig. 3.13.
X-ray topographs were taken using a Rigaku X-ray generator with
a high speed X-ray topographic camera, (33) shown in Fig. 3.14 and
Fig: 3.15.	 Kodak Dental Film Type DF46 (2,14
 x 3 in.) was used with a
30 sea exposure.
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Fig. 3.11 Schematic of A,l-Si02-Si sample structure.
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CHAPTER IV
RESULTS AND DISCUSSION
Electrical Characteristics
For both n and p-type silicon wafers, the current-voltage
characteristics were measured varying the surface impurity concentration
between 1016
 atoms/cm3 and 1020 atoms/cm3 and also varying the inter-
facial oxide thickness between the native oxide(15X) and 10A. A
nonlinearity of the current-voltage characteristics can be easily
seen by plotting the static conductance-voltage graphs. The horizontal
line relationship between the conductance and voltage demonstrates
.the linear ohmic current-voltage relationship of the contact. The 	 4
conductance-voltage characteristics having different surface impurity
concentrations are shown in Fig. 4.1 - 4.5 and in Fig. 4.7 - 4.11 for
p and n-type silicon, respectively. Fig. 4.6 and Fig. 4.12 shows the	 #
resistance-oxide thickness characteristics. Because of the complex
	
^. a
mechanism and uncertainty of the parameters, a qualitative analysis
instead of a quantitative analysis is discussed 'here.
Significant behaviors are basically described using the energy band'
diagram based on Fig. 4.13 (3 4 ,35). Forward bias is defined as negative
on the aluminum top contact for p-type silicon and positive for n-type
silicon.
Considering p-type silicon wafers having various oxide thickness
and surface impurity concentrations, Fig. 4.1 - 4.5 show that both the
forward and reverse current-voltage characteristics are ohmic at bias
voltages below 0.lv. Exceeding a bias of O.lv, the forward current
voltage characteristics become nonlinear; the conductance increases.
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However, the reverse current-voltage characteristics remain about linear.
To explain this behavior consider a perfect trap-free insulator with no
intrinsic carriers of a thickness S carrying a current J. 	 Let the
field at a distance X from the s`urface be F(X) and let n(X) be the
member of free electrons per unit.volume. 	 Then at equilibrium the
t
current is given by;
'
J = neµE(X) - De(g)
	
[4.11
 
1
where µ is the mobility and D is the diffusion coefficient. 	 Neglecting
the diffusion term and assuming E(X) = S, Eq. (4•.1) becomes
-r
J = enµ (v	 [4.2]
-At low voltage where the injected carrier density is less than No, the
thermally generated free carriers, Ohm's law will be obeyed (27), thus
J = eno
 µ (5)	 (4'- 3)
Eq. (4.33 may be an explanation for Ohmic regions on the current-voltage
characteristics.	 Fig. 4.14 shows the energy band diagrams of
d
Al-SiO2-p-Si structure under different bias conditions. 	 As the forward
bias increases tAae Fermi level (E±s) in the silicon is shifted downward.
When the Fermi level is below the valence band edge at the silicon sur-
face, the holes in the valence band can "see" many empty states in the
valence band of the aluminum.
	
Therefore the hole tunneling current in-
creases rapidly as shown in Fig. 4.14(b).	 This may explain why the con-- j
ductance increases at the bias above O.lv. The Schottky barrier
	
,ht
.^ (Obp) is expected to be in the neighborhood of 0.Iov and Card 6 }vas
reported that the Schottky barrier hoight on p-type silicon is less than
0.35 ev. On the other hand, when a reverse bias shifts the Fermi. level
upward there , is no p,=ticular tunneling current taking place as shown in	 1
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Fig. 4.14(c).
The oxide influence on the ctLrrent-voltage characteristics
can be seen from the conductance-voltage plots. At a forward bias
above O.lv thicker oxides give more conductance change for the same
surface impurity concentration, This behavior may be explained by
Fig. 4.15 which shows a difference of oxide thickness on the energy
band diagrams. The thicker the oxide layer that exists at the aluminum-
silloon interface, the more voltage appeaxs across the oxide and the
Fermi level in the aluminum is shifted upward. Thus the tunneling
current from the valeme band of the silicon to the unoccupied states
of the valence band in the aluminum increases.
Considering the n-type silicon wafers, both the forward and re-
verse current-voltage characteristics it Figs. 4.7 - 4.11 show ohmic
as well as the p-type silicon wafers at biases beloia 0.1>>. The ohmic
characteristics remain for various oxide thickness and surface impurity
concentrations except for a lightly doped surface. This behavior can be
explained is the satrme.manner as the p-type silicon. Exceeding the
bias voltage: above O.Iv, the forward bias conductance starts to increase;
the Fermi level (E.fj, shown in Fig. 4.16 (b) locates above the conduction
band edge (.') at the silicon surface. The electrons in the conduction
band of the silicon can "see" many empty state: in the valence band of
the aluminum, The Schottky barrier height (4'bn) is expected to bo in
the neighborhood of O.lev. However, 0.'? — 0.9ev of the Schottky barrier
height for n-type silicon has been reported by Card (36). The reverse
current;•voltage characteris+ics are different from that of the p-type
silicon; the conductance al.--o increases as thQ rovo-rse bias increa.'Wn
inn Load (if boine, oon,:,tant a.n :1..; the cttob for p-typo sill.con, Thi:-s
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discrepancy may be explained as .follows. Because of its diffusion
property, phosphorus tends to pile up in the silicon side at the
Si-Si02 interface. The depletion region in the silicon may become
thin enough for tunneling, thug the electrons in the valence band of
the aluminum can even tunnel through the depletion region in the
silicon. As the reverse bias increases the Fermi level in the silicon
	 I
is shifted downward as shown in Fig. 4.16(c).
The effect of the oxide thickness on the current-voltage
characteristics can be seen here as well as on the p-type silicon, In
Fig. 4.17 the Fermi level of the aluminum is shifted downward due to a
larger induced voltage across the oxide layer for thicker oxide layers.
As a result tunneling of electrons increases from the conduction band
of the silicon to the unoccupied states in the conduction band of the
aluminum.
The resistance of Al-SiO Z Si structures increases exponentially
as the oxide thickness increases as shown in Fig. 4.6 and Fig. 4.12.
However, an unexpected behavior of the resistance and oxide thickness
characteristics can be observed for lightly doped (3 x 1015 atoms/cm3)
n-type silicon. In particular, the reverse bias current increase: as
the oxide thickness increases for silicon having oxide thicknesses below
40X. Card (13) has reported a similar behavior in that the minimum
0
resistance of the reve-.se bias occured at the oxide thickness of 35A
on a Au-SiO2-n-Si structure. Fig. 4.18 may explain this behavior.
The thicker oxide layer induces more voltage: across it and the Fermi
level in the aluminum is shifted upward. Therefore the tunneling of
electrons from the conduction band of the aluminum to the conduction
band of the silicon increases. Further,. an increase of the oxide
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thickness reduces the tunneling probability exponentially and the
effect of shifting the Femi level becomes neglegibly small.
For both p and n-type silicon the surface impurity concentration
affects the current-voltage characteristics as well as the interfacial
oxide. In particular, a highly doped silicon surface makes the
current-voltage characteristics ohmic and provides large current con-
duction. Possible reasons for this behavior are expected to be:
(i) an oxide on the highly doped surface may have large thermally
generated free carriers, then the injected carrier density in still
smaller than the thermally generated free carrier and ohmic characteri-
stics can be maintained, (ii) a large amount of impurity in the oxide
keeps the injected carrier density small as the electric field increases,
(iii) a total voltage is dominated by the voltage across the oxide
layer, the effective oxide barrier height is reduced due to a Schottky
lowering, (iv) a depletion region in the silicon becomes thin enough
for electrons to tunnel through.
In order to make good ohmic contacts, an annco,ling pr.oces, L,
required. Before heat treatment Al-Si contacts clearly showed diode
characteristics, even those having the highly doped surface. Following
the heat treatment, the Al-Si contacts became ohmic for p-type silicon.
Unless the surface was highly doped ( >10 19  atoms/cm3 ), the Al-Si con-
tacts showed diode characteristics for n-type silicon. It is well
known that aluminum is an acceptor impurity in silicon. The diffusion
coefficient of silicon in aluminum (;r- 4 x 10-8 cm2/sec.) is much
larger than that of aluminum in silicon ( %- 10 19 cm2/sec.) at 550°C
(37)• In the heated junction, silicon becomes dissolved in the
aluminum up to its solid solubility limit	 at 550 0C). Then the
.54
junction cools, the dissolved silicon recrystallizes on the silicon
surface. This newly formed silicon layer contains aluminum at the
solubility limit appropriate to the temperature at which the silicon
recrystallized. Card (37) also 'has reported that after heat treatment
at 550 0C, the aluminum tail in the silicon surface indicated the
existence of•a p+ region (the recrystallized region) of width 100-200A
and the acceptor concentration 10 19 atoms/6m3 was determined by using
Auger electron spectroscopy. An Al-Si0 2 reaction is known to occur
quite rapidly at temperatures in excess of 500 '0C. Shanable et al. (38)
have reported that shorting occured through a 300A Si02 layer after
20 min. of heat treatment at 525°C. In this experiment after removing
O
the aluminum and a 100A thick oxide layer many pits have been seen on
the silicon surface. These pits are expected to be a silicon precipita-
tion. Consequently, an Al-p +-p -Si and an A1-p +-n-Si junction can be
expected to form at the interface. Specifically aluminum on n-type sili-
con results in a p-n junction; Al-n-Si contacts are more sensitive to the
oxide layer and the surface :impurity concentration on the current
voltage characteristics than Al-p-Si contacts are.
In addition, the current conduction may not be only due to a
tunneling current but also a leakage current. Lepselter et al. (39)
have reported the "edge effect" where a high-field concentration gives
rise to excess leakage current and a low breakdown voltage.
X-ray Topography
Fig. 4.19 shows X-ray topographs of Al-S10 2-Si structures whose
sample preparation was described previously. Regions 1,2,3 and 4
corresponds to 0;3 µ A1-15^ Si02, 0.15/,Al-15A0 Si02, 0.15,4 U-100A Si02
0
and 0.3 ,a Al-100A 59.02 , respectively. Before heat treatment only a slight
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image of the aluminum dot patterns was observed for both p and n-type
silicon.	 Following the heat treatment, the image of the aluminum
patterns became very clear. 	 Comparing the images for each region,
one observes that the images of regions 1 and 4 (0-3 p Al), have more
contrast than those of regions 2 and 3 (0-15p Al) fbr both p and
n-type silicon.
	
However, the contrast of the regions is more distinct t
for n-type silicon. 	 Further, the orientation difference, <111> and f
100>, and the oxide thickness difference, 151 and 100A, having j.3p Al
does not cause a noticeable difference in the image contrast. 	 Therefo.ce,
it can be expected that the stress at the silicon surface is created by
(i) Al-Si interdiffusion due to the heat treatment, (ii) the oxide
layer.
	
In addition, the stress due to the oxide layer is much smaller
than the one due to the aluminum layer.
 A
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CHAPTER V
CONCLUSION
Ohmic characteristics can be observed at low forward and reverse
bias ( <O.lv) for both n and p-type silicon for an Al-5102-Si structure
with various oxide layers' thickness (15— 100X) and various surface
impurity concentrations (10 20, 1016 atoms/cm3 ) except for lightly	 II
doped (< 1017 atoms/cm3 ) n-type silicon. Above a bias of O.lv, nonlinear
current-voltage ch-.racteristics appear for both n and p-type silicon.
A rapid change in conductance is probably due to tunneling current.
The influence of the interfacial oxide layer as well as the surface
impurity concentration on the current-voltage characteristics is large.
In general, the current conduction mechanism on an Al-S102-Si structure
can be explained using an energy band diagram where the dominant
tunneling conduction can be expected through a very thin oxide layer.
In particular air extremely highly doped silicon surface can have some
oxide layer (100A^-	 ) and maintains a linear current-voltage characteri-
stic. For an Al-Si02-Si structure the currer ;--voltage characteristic
of n-type silicon are more affected by the interfacial oxide layer
k
and the surface impurity concentration than for p-type silicon.
i
Aluminum behaves as an arsceptor in silicon forming an Al-p}-S102-n-Si
or an Al-p -S02-n-Si by interdiffuson and reerystallizatiou at the
interface. It is possible to increase the reverse current in an
Al-S102-n-Si structure by increasing the thickness of the interfacial
oxide layer.
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X-ray topography shows that the stress at the silicon surface
is generated by: (i) heat treatment, (ii) interfacial oxide layers.
Finally, it is recommended in order to confirm the current con-
duction mechanism that a temperature dependence on current-voltage
characteristics has to be examined along with a guard-ring which
eliminates the edge effect. Also an Auger electron spectroscopy analy-
sis is recommended to identify the interdiffusion'at the interface.
Far-
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